



TEXAS INSTRUMENTS INCORPORATED Dallas, Texas	DWN DATE	SIZE C	FSCM NO 96214	DRAWING NO REV
	ISSUE DATE	SCALE		SHEET

TI-8790C



TEXAS INSTRUMENTS INCORPORATED Dallas, Texas	DWN DATE ISSUE DATE	SIZE C / FSCM NO 96214	DRAWING NO / REV
		SCALE	SHEET

TI-8790C

Bank Ø Bank 1 Bank 2 Bank 3

LS139 A14 A15 MRQB- 4116 4164 LS157 +5 RCYC

LS139 A16 A17 CYCCLR 4116 LS10 LS04 LS112 MCYC-

LS367 I/ORQ RD MRQ SysClk RDB- ØX LS04 AØ 9995 Z-80

LS00 CYCCLR ØX LS00 LS164 RDB- LS00 MUX LS04

PCLK LS04 LS04 LS393 LS10 RCLR- LS367 RDB- OE- 2.7K

LS374 D0 D1 D2 D3 D4 D5 D6 D7 MCYC- OE- Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7

LS244 MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7

LS393 RCYC LS244 SA0 SA1 SA2 SA3 SA4 SA5 SA6 SA7 RCYC-

LS10 MCYC- RFSH LS00 LS112 RCYC- RCYC LS04

LS257 A15 A7 A14 A6 A13 A5 A12 A4 4164 4116 MCYC- SA7 SA6 SA5 SA4 332

LS257 A11 A3 A10 A2 A9 A1 A8 A0 SA3 SA2 SA1 SA0 332

RAS0- RAS1- RAS2- RAS3- CAS- WE- VBB VDD VCC VSS RA7/VCC RA6 RA5 RA4 RA3 RA2 RA1 RA0

Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 MD0 MD1 MD2 MD3 MD4 MD5 MD6 MD7

CLK

MRQ/IORQ

REFH

MCYC

REFH1

Z-80 Basic Timing

9995 Basic Timing

CLK

PCLK


MRQ

Ready

MCYC

REFH1

MCYCI



MRQ Cycle Generation

* Ready Synced with PCLK

CLK

MEMEN

QA


QB


QC


READY


FB

MRQ


233 ns
Φ
85
115
137
10
46.6
46.6
MRQ
DRAMS
S1
RAS
MUX
CAS
tCAC ≈ 200 ns
Z-80 SAMPLES
WAIT
RAS LATCH DATA
MUX
CAS
50ns
tDSU.
Z-80 SAMPLES DATA
37
85
115
137
10
RAS
MUX
CAS
RAS
MUX
CAS
LATCH DATA
WE
MRQ


CYCLE END.
CYCLE END.
⇐ NORMAL READ OR WRITE CYCLE
AFTER DATA IS LATCHED
ENABLE OUTPUT BUFFER
? DELAY TO PROCESSOR
⇐ INSTRUCTION FETCH
35
tDSU
Z-80 SAMPLES DATA
RFSH
S0
RAS
ENABLE REF ADD
S0
RAS
INC. REF ADD COUNTER


REF TIMER
MRQ
DRAGEL
S0
WAIT
ENABLE REFRESH
RAS
S0
IRAS


S1
WAIT
RAS
IMUX
CAS
Z-80 SAMPLES
S1
WAIT
LATCH DATA
S0
tDSU
9995 spec? 65ns.
Z80 SAMPLES DATA

MEMREQ

DRAM SEL

RAMREQ

TIMER REQ.

D0

D1

S0

S1

WAIT

RAS

RAMA

CAS

ZB

RFSH

T1 T2 TW TW T3 T4

84 (8) (57)

25 (55) 140


45


114 16 143 157

43 105 23

130

120


T1
T2
TW
TW
T3
T4
MEM REQ
55
140
DRAM SEL
RD REQ
TIMER REQ
114
16
143
D0
D1
S0
S1
WAIT
105
23
RAS
RAS
CAS
RFSH


XCLOCK
213
Ø
139·664
T3
T1
T2
110
AD 0-15
MREQ
85
ADD STABLE
PCS
108
23
WR
80
109
SACK
86·6
144·9
53·3
RAS.
133·8
306
103·2
83·2
CAS
XACK
233
208
30
WE
BUFFER DELAY
DATA OUTPUT DELAY.
150
D0-D7
DATA HELD
STABLE BY CPU
DATA CLOCKED IN TO MEMORY

698-32

X CLOCK

T1 T2 TW T3 T4 T1 T2

CPU FALLS FOR DATA

CPU FALLS (WAIT)

139.6ns

Address stable

MREQ

M1

WAIT (M1) / (REFRESH REQ)

WAIT (MEMORY CYCLE)

WAIT SETUP MIN

WAIT (WRITE)

RFSH

OUTPUT CONTROL

RD

WR

DS

SACK

SACK

RAS

ADDRESS VALID.

MUX-OUTG

COLUMN ADDRESS

CAS

XACK

DATA VALID.

DATA LATCHED

MAX. CYCLE TIME FOR REFRESH

cycle end

OUTPUT ENABLE

D0-D7

LS373

LS244

XACK

A16-A19

A20-A23

UR

RD

RFRQ

A14

A15

8202

SACK

PCS

RAS0

CAS

WE

RAS3

RAS2

RAS1

GND

+5V

4PDT SWITCH

#1 (32K-32K, 16)

#2 (16K,32)

#3 16K 16K

D0 Q0 D1 Q1 D2 Q2 D3 Q3 D4 Q4 D5 Q5 D6 Q6 D7 Q7

A0 A1 A2 A3 A4 A5 A6 RAS0 CAS WE RAS1 CAS

RAS CAS WE CAS RAS A6 A5 A4 A3 A2 A1 A0

D0-D7

Q0-Q7

MREQ

+5

A15

A16

A17

S00

A=B

A>B

A<B

B=18

S85

B01

B2 B1 B0

THUMB WHEEL SWITCH

PCS

A=5

S00

PCS

SACK

+5

1G

1A 1Y

2A 2Y

3A 3Y

RD

+5V

S258

tPZL = 21ns


tPLH = 6ns

4K5

TO WAIT ØF PROCESSOR.

TO WAIT LINE FROM ANOTHER MEMORY CARD.

OUTPUT ENABLE


K CLOCK
T3
T11
T2
139·884
110
ADD·STABLE
ADD 0-15
NREQ
85
PCS
408
23
WR
80
109
SACK
86·6
144·9
503
RAS.
306
103·2
CAS
233
208
XACK
WE
BUFFER DELAY
DATA OUTPUT DELAY.
150
D0-D7
DATA HELD
STABLE BY CPU
DATA CLOCKED IN TO MEMORY

CAE-32

X CLOCK

T1 T2 TW T3 T4 T1 T2

CPU FILLS WAIT

CPU FILLS FETCH DATA

Address stable

#ADDRESS STABLE

MREQ

M1

WAIT (M1) / (REFRESH REQ)

WAIT (MEMORY CYCLE)

WAIT SETUP MIN

WAIT (WRITE)

RFSH

OUTPUT CONTROL

RD

WR

DO

SACK

SACK

RAS

ADDRESS VALID.

CUTO-OUTG

COLUMN ADDRESS

CAS

XACK

DATA VALID.

DATA LATCHED.

WE

MAX. CYCLE TIME FOR REFRESH

559.

cycle ext

cycle ext

Z-80

OUTPUT ENABLE

D0-D7

D0-D7

D0-D7

LS373

8

XACK

LS244

8

A16-A16

AH0-AH6

WR

RD

RFRQ

A14

A15

80

81

8202

SACK

PCS

RAS3

RAS2

RAS1

GND

4PDT SWITCH

#1 (32K,32K / 16K,16)

#2 (16K,32)

#3 (16K / 16K)

+5V

D0 Q0 D1 Q1 D2 Q2 D3 Q3 D4 Q4 D5 Q5 D6 Q6 D7 Q7

A0 A1 A2 A3 A4 A5 A6 RAS0 CAS WE RAS1 CAS

RAS CAS WE CAS RAS A6 A5 A4 A3 A2 A1 A0

WR

D0-D7

Q0-Q7

MREQ

+5

A15

A16

A17

S00

A=B

A>B

A<B

A=18

A0 A1 A2 A3 E

S85

B03 B02 B01 B00

S00

THUMB WHEEL SWITCH

PCS

A=5

+5

S00

PCS

SACK

S258

G 1A 1Y 2Y 2A 3A 3Y

tPZL = 21ns

tPLH = 6.0ns

TO WAIT OF PROCESSOR


RD

+5V

TO WAIT LINE FROM ANOTHER MEMORY CARD

OUTPUT ENABLE

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED



11/38 ROM + PRIORITY INT

-2 QTY REQD	-1 QTY REQD	ITEM NO	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	REMARKS

PARTS LIST

UNLESS OTHERWISE SPECIFIED
- DIMENSIONS ARE IN INCHES
- TOLERANCES
  ANGLES ±
  3 PLACE DECIMALS ±
  2 PLACE DECIMALS ±
- DIMENSIONING IN ACCORDANCE WITH ANSI Y14.5

MATERIAL:

DWN	DATE
CHK	
DESIGNER	
QA	
APVD	
PRODUCT ENG	
DESIGN ACTIVITY RELEASE	

TEXAS INSTRUMENTS
INCORPORATED
CALCULATOR PRODUCTS DIVISION

NEXT ASSY	PRODUCT
APPLICATION	

SUP DWG	SIZE	DRAWING NO
	D	

SCALE	REV LTR:	SHEET

CLASS CODE:

TI-2286J

74S241
74S241
74S241
74S283
74S283
74S281
74S281
R/W
R/W
74LS138
MAPPER REG DECODE
LS00
LS02
LS08
74LS125
74LS244
MAPPER LOGIC
74LS244
74LS244
74LS244
74LS244
74LS164
74LS74
74LS74
74LS74
LS08
LS08
LS08
LS02
LS02
LS00
LS00
LS00
ROM DECODE
74LS138
4K ROM 81KA
4K ROM 81KB
4K ROM 81KC
8K ROMCS
ROMCS
MEMRQ
PUMUP
SYSTEM POWER UP LOGIC
M1 WAIT STATE
ROM DISABLE LOGIC
Z80A
99/3B Z80 CPU CARD
TEXAS INSTRUMENTS INCORPORATED
DWN
DATE
ISSUE DATE
SIZE D
PGM NO 96214
DRAWING NO
REV
SCALE
SHEET
8 7 6 5 4 3 2 1

E7 D0-D7 LS244 LS373 MUX RD (RD+MUX) SEL STROBE LS157 LS74 LS04 LS244 LS175 LS244 LS244 DRAM SEL. COL EN ROW EN WAIT REF RFSH P·O·C MEMREQ CAS A1-A8 B1-B8 C1-C8 D1-D8 OF A1-A8 (RAS-A) OF B1-B8 (RAS-B) OF C1-C8 (RAS-C) OF D1-D8 (RAS-D) -5V 16 (0V) RA CA

		-20	-25		A	+/-			B	+/-					
1	Cycle time	375	410		480				420 → 383 → 336						
2	tw (CH)	80	100		OK				OK						
3	tw (CL) 100	135	165		233			*	115	+					
4	tw (RH)	120	150		187				207						
5	tw (RL) 150	200	250		306			*	187						
6	tw (w)	55	75		233				177						
7	tsu (AC)	-10	-10		OK				OK						
8	tsu (AR)	0	0		OK				OK						
9	tsu (D)	0	0		OK										
10	tsu (WCH)	80	100		233+				146						
11	tsu (WRH)	80	100		233				169						
12	th (ACL)	55	75		220				OK						
13	th (AR) 20	25	35	*	37			*	15? 18	33					
14	th (ARL)	120	160		327				280						
15	th (CRL)	200	250		327+			*	200						
16	th (DCL)	55	75		233+										
17	th (DRL)	120	160		327+										
18	th (DWL)	55	75		233+										
19	th (RD)	0	0		233+										
20	th (WCL)	55	75		190				130						
21	th (WRL)	120	160		300				230						
22	t (CHRH) 100	135	165	*	165?	(180)		*	138						
23	t (CHRL)	-20	-20		OK				230						
24	t (RLCL)	25	35		83				84						
25	t (WLCL)	-20	-20		0				95						
26	ta (C)	135	165		223										
27	ta (R)	200	250		326										
28															

OPERATING UNIT: | PREPARED BY: | DATE:

UNIVERSAL PLANNING FORM

TI-9470B